library IEEE;
use IEEE.std_logic_1164.all;

entity and_gate is
  port(
    A : in  std_logic;
    B : in  std_logic;
    C : in  std_logic;
    O : out std_logic
  );
end and_gate;

architecture behavioral of and_gate is
begin

  O <= A and B and C;

end behavioral;
